Abstract-A new prototype of a zero voltage soft-switching (ZVS) utility frequency ac to high-frequency ac resonant power converter for induction heating (IH) applications is presented in this paper. The series resonant ac-ac converter proposed herein can process the frequency conversion without any diode bridge rectifier, thereby reducing the relevant conduction power losses. In addition, power factor correction (PFC) can be naturally achieved by the inductor-based boost half-bridge circuit with the nonsmoothed dc-link. The operation principle together with an IH load power regulation scheme is described, and the converter performances including ZVS operations and PFC are demonstrated in an experiment with a 3.0-kW-30-kHz prototype by comparing it with the previously developed converter. Finally, the feasibility of the proposed ac-ac converter is evaluated from a practical point of view. 
I. INTRODUCTION

I
NDUCTION heating (IH) power supplies for domestic and industry applications have been advanced with a wide variety of circuit topologies featuring soft-switching technologies in the past decades and now are getting into a new phase of research and development pursuing for high-efficiency and cost-effective electric power conversion and processing [1] - [9] .
High efficiency, low harmonics, and high power factor are essentially demanded for the single-phase utility frequency ac (UFAC)-high-frequency ac (HFAC) power converter suitable for commercial power IH applications. The typical power conversion architecture for single-phase IH applications, as schematically drawn in Fig. 1 , consists of three-stage power converters: UFAC-dc diode bridge rectifier (DBR), power factor correction (PFC) converter (boost dc-dc converter), and dc-HF ac inverter. This circuit configuration is supported by T. Mishima and Y. Nakagawa are with Kobe University, Kobe 658-0022, Japan (e-mail: mishima@maritime.kobe-u.ac.jp).
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the well-established power converter topologies and has now been the basic power processing scheme in the domestic and consumer IH appliances. However, the multiple power conversion stages might lead to efficiency deterioration; consequently, the further development of the ac-ac converter for attaining a higher power density could be obstructed. In order to improve the efficiency with a cost-effective circuit configuration, the two-stage DBR-assisted boost halfbridge (BHB) zero voltage soft-switching (ZVS)-PWM ac-ac converter, as illustrated in Fig. 2 , has been proposed and commercialized [10] . In this two-stage ac-ac converter, the non-smoothed dc (NSDC)-HFAC power processing can be performed simultaneously in the HF inverter stage; therefore, high efficiency and cost reduction can be attained. However, the DBR connecting the UFAC power source with the HF resonant inverter is still demanded; thus, further improvement of the total efficiency cannot be expected in the DBR-BHB ac-ac converter.
A nonboost-type single-stage ac-ac converter has been proposed [11] ; however, the DBR is necessary, and costeffectiveness is still in a challenge. Other types of the single-stage ac-ac converter have been proposed by using bidirectional switches [12] , [13] , but the reliability of this new type of power device is not up to the practical level. The capacitor-boosted ac-ac converter that is free of the DBR, named as "bridgeless," has been proposed [14] , [15] ; however, no active voltage regulation can be performed.
As a solution for the technical challenge of the DBR-assisted BHB topology as well as the other existing converters for domestic and industrial IH applications, the innovative and costeffective single-stage ZVS-PWM ac-ac converter with a series resonant tank-applied IH load is proposed in this paper. The proposed ac-ac converter adopts the bridgeless BHB topology with the NSDC-link, whereby the UFAC-HFAC power conversion can be achieved with the passive PFC and the inductorassisted voltage boost functions using insulated-gate bipolar transistors (IGBTs).
An ac-ac converter with similar functions to the circuit topology proposed herein has been presented in [16] . However, this ac-ac converter is based on the series resonant HF inverter by using the dc-link divided capacitors as resonant elements, thereby possibly inducing larger current ripples in the HF inverter stage and relevant power losses of capacitors. On top of that, there is no concept of the NSDC-link, and the essential performances such as an actual power conversion efficiency, PFC operation, and ZVS range depending on the input-side source voltage level are not discussed in detail in the literature.
The rest of this paper is organized as follows. The circuit configuration and operation principle with the commutating mode transitions of the proposed ac-ac converter are explained in Section II. The ZVS range of the ac-ac converter proposed herein is discussed with the aid of simulation analysis in Section III, thereby clarifying the ZVS behavior with consideration for the UFAC source voltage level and IH load power. Furthermore, the experimental results and practical evaluations of its laboratory prototype of 3.0 kW-30 kHz are demonstrated in Section V. Finally, the unique and advantageous properties of the proposed ac-ac converter are summarized in Section VI.
II. PROPOSED BRIDGELESS BHB AC-AC CONVERTER
A. Circuit Configuration and Operation Principle
The main circuit diagram of the proposed ac-ac converter is depicted in Fig. 3 [17] . It should be noted here that the IH load and working coil are expressed by the series equivalent resistance and inductance R o -L o on the basis of HF transformer model. The utility-side L f and C f consist of the lowpass filter for eliminating the switching frequency component from the utility current i in . The theoretical voltage and current waveforms for the UFAC cycle of the proposed ac-ac converter are displayed in Fig. 4 .
The active switches Q 1 and Q 2 comprise the BHB circuit that integrates the boost voltage regulator and the half-bridge HF load resonant inverter [18] . The source voltage v in is lifted to the voltages v c1 and v c2 across the NSDC-link film capacitors C 1 and C 2 by the effect of the inductor L b in the HFAC cycle. Besides that, PFC can be naturally achieved by the BHB circuit due to the NSDC-link voltage which is synchronous to the fullwave rectified waveform of v in as depicted in Fig. 4 .
The HF power is supplied into the IH load by the series resonant tank comprised of C o and the inductive load R o -L o . The capacitors C s1 and C s2 work as the lossless snubbing capacitors with L o for ZVS commutations in Q 1 and Q 2 . Therefore, the switching power losses can be effectively reduced as well as the switching noise in the proposed ac-ac converter.
The IH load power is controlled by asymmetrical pulsewidth modulation (A-PWM) with a dead-time interval T d for a switching cycle T s as indicated in Fig. 5 , where the duty cycle D is defined as
In order to make the symmetrical circuit operation for the positive and negative half-cycles of v in , the gate signal pattern for adjusting D is exchanged in accordance with the polarity of v in as illustrated in Fig. 6 . The dc voltage and current components which are inherent to the A-PWM scheme controlled HF inverter can be eliminated from the IH load by the effect of C o .
B. Operating Mode Transitions
The voltage and current waveforms of the proposed ac-ac converter for the HFAC cycle are shown in Fig. 7 . In addition, the switch-mode transitions and simplified equivalent circuits during the positive and negative half-cycles of v in are depicted 
The resonant frequency f r1 of the proposed ac-ac converter for the duration of this mode can be defined as
The lowside active switch Q 1 is turned off at t = t 1 , and the lossless snubbing capacitor C s1 and equivalent effective inductance L o make the edge resonance. Accordingly, C s1 is gradually charged, and the voltage v Q1 across Q 1 rises with a certain slope, while C s2 is discharged, and the voltage v Q2 across Q 2 gradually declines. Thus, ZVS turn-off transition starts in Q 1 . It should be noted here that the input inductor current i Lb through L b also contributes to discharging C s1 . Accordingly, in order to successfully attain ZVS, any of the following conditions should be satisfied: 2 ; then, ZVS turn-off of Q 1 is completed. At the same time, the antiparallel diode D 2 in Q 2 is naturally forward biased. During this interval, the gate signal is supplied for S 2 in Q 2 , whereby zero voltage and zero current soft-switching (ZVZCS) turn-on can be performed in Q 2 . The source current i in is fed to C 1 and C 2 through L b with releasing the magnetic energy into C 1 and C 2 ; thus, the source voltage v in is boosted in the HF switching cycle. The IH load current i o gradually decreases due to the series resonance in this submode interval and reverses its polarity while D 2 keeps conducting. Thereby, a part of the line current i in is supplied into the IH load while charging C 1 and
[ The resonant frequency f r2 from mode 3 to mode 4 can be expressed by
[Mode 5: ZVS Commutation Mode] (t 4 ≤ t < t 5 ):
The highside active switch Q 2 is turned off at t = t 4 , and C s1 , C s2 , and equivalent effective inductor L o produce the edge resonance. Accordingly, C s2 is gradually discharged, and v Q2 across Q 2 rises with a certain slope, while C s1 is discharged, and the voltage v Q1 across Q 1 gradually declines. Thus, ZVS turn-off is started in Q 2 . In order to attain ZVS successfully, the following condition should be satisfied: 5 ; then, ZVS turn-off operation of Q 2 is completed. At the same time, the antiparallel diode D 1 in Q 1 is naturally forward biased. During this interval, the gate signal is provided for S 1 in Q 1 , whereby ZVZCS turn-on is achieved in Q 1 . The source current i in is fed to the IH load through L b with charging C 1 . The current i Q1 through Q 1 commutates from D 1 to S 1 at t = t 6 ; then, the circuit state is initiated into mode 1 mentioned previously.
The conduction power devices for the positive and negative half-cycles of v in are compared between the DBR-BHB and proposed bridgeless BHB ac-ac converters in Table I . The number of conduction power devices of the bridgeless BHB circuit is reduced by one as compared to the DBR-BHB topology, which is advantageous for improving the power conversion efficiency.
The voltage stress across each power device is summarized in Table II . The bridgeless rectifying diodes require a higher voltage rating than the DBR. As measures to avoid the increase of conduction power losses, a wide-band-gap power device such as Schottky barrier diode (SiC-SBD) can be effectively used for D 3 and D 4 in the proposed ac-ac converter.
III. ZVS PERFORMANCES WITH INSTANTANEOUS SOURCE VOLTAGE LEVEL
The ZVS operations of the active switches Q 1 and Q 2 depend on the source voltage level v in as well as the IH load current i o in the proposed ac-ac converter. Since the NSDClink voltage v d fluctuates in twice the UFAC frequency, ZVS operations vary every moment during the UFAC cycle in the proposed ac-ac converter. Hence, there should be defined ZVS and noncomplete (semi-ZVS) areas with respect to an HFAC cycle in the proposed ac-ac converter.
By assuming the source voltage as a constant value, v in (t) V in for the HFAC cycle, the NSDC-link voltage v d , which is determined by the duty cycle D of the active switches, can be expressed for the HFAC cycle as
where Δv d,HF denotes the ripple of the NSDC-link voltage v d for the HFAC cycle due to the series resonance. The noncomplete ZVS operation named here as "semi-ZVS" causes the residual voltage that appears in the end of the commutation interval due to not fulfilling (4) and (8) , as illustrated in Fig. 10 . In particular, the turn-off of the dutycycle-uncontrolled switch (Q 2 for v in > 0, Q 1 for v in < 0) is more susceptible for the semi-ZVS than that of the duty-cyclecontrolled switch (Q 1 for v in > 0, Q 2 for v in < 0) which is assisted with the input inductor current i Lb as expressed by (5). Referring to Fig. 10 , the residual voltage v Cs,res of the lossless snubbing capacitor in the duty-cycle-uncontrolled switch can be expressed from the energy balance between the IH load equivalent inductance and lossless snubbing capacitors as
where (8) . In contrast to the semi-ZVS, the "complete ZVS" behavior can be defined as v Cs,res = 0. Fig. 11 exhibits the characteristics of v Cs,res which is calculated by simulation based on the relevant conditional equations (4), (8), and (9) in v in > 0. It can be understood from the characteristics that the switching transition is partly out of the complete ZVS in accordance with the source voltage level as well as the load power setting, i.e., duty cycle. Small amounts of capacitive energies stored in C s1 and C s2 are forced to discharge in the semi-ZVS conditions. However, the power loss due to the discharging of stored capacitive energy is not outstanding since the lossless capacitors C s1 and C s2 are small so as to produce the edge resonance during the dead-time interval, and the switching frequency f s is limited in the range of several tens of kilohertz with IGBTs. Moreover, the residual voltage varies in accordance with the level of v in ; consequently, the power loss is relatively a low profile in the UFAC cycle.
In contrast to a hard-switching operation, no significant voltage occurs at the turn-off transitions of the active switches by the effect of C s1 and C s2 even for the semi-ZVS behavior. Accordingly, conducted emission which has more relevance with a dv/dt rate of switch can be kept at a low level in the whole power range of the proposed ac-ac converter. The radiated emission that is concerned with a di/dt rate could be influenced slightly by the turn-on transition in the semi-ZVS but limited for the operating condition around the peak level of v in .
IV. DESIGN GUIDELINE OF CIRCUIT PARAMETERS
A. Lossless Snubbing Capacitors
The lossless snubbing capacitors C s1 and C s2 should be designed by taking the ZVS range into account as discussed in Section III. The residual voltage v Cs,res varies in accordance with the source voltage level as well as the duty cycle, i.e., output power as indicated by Fig. 11 . The maximum turn-off switching current I * L o ,off with D max can be determined with the peak value v d,peak of the NSDC-link voltage in accordance with (10) as
where ω h (= 2πf s ) represents the angular frequency of HFAC (switching frequency). By assuming the load factor k where the complete ZVS operation can maintain, the capacitance
B. NSDC-Link and Load Series Resonant Capacitors
The two resonant frequencies f r1 in (2) and f r2 in (6) should be identical with the load series resonant frequency f r for obtaining a low-distorted IH load current in the proposed ac-ac converter. Accordingly, the two NSDC-link capacitors C 1 and C 2 are designed to the same value; therefore, f r is expressed as
The load series resonant capacitor C o is tuned so that the switching frequency f s is greater than f r in order to guarantee the ZVS operations in Q 1 and Q 2 . In addition, C o is relevant with the quality factor Q of the load series resonant tank which is expressed as
where ω r (= 2πf r ) represents the angular frequency of the series resonance. It should be considered that the voltage stresses across the IH working coil and C o rise in proportion to Q due to the series resonant principle, which might lead to the increase of voltage stress in Q 1 and Q 2 . Therefore, setting the value of Q in accordance with the IH load parameters and Q can yield the effective parameter of C o under the condition of f s > f r . Selection of the NSDC-link capacitors C 1 and C 2 has great relevance with the PFC operation as well as the load series resonant frequency f r defined in (14) . In order to achieve the PFC operation based on A-PWM scheme, C 1 and C 2 should be small enough to include the frequency component of two times as high as the utility frequency in v d with low distortion of the line current i in .
C. Boost Inductor
The boost inductor current i Lb is regulated by A-PWM under the condition of continuous conduction mode (CCM). Given i Lb = I Lb,peak at t = t 1 with the time origin t 0 = 0 in Fig. 7 , the boost inductor current can be defined under the ideal condition for the HFAC cycle as
The CCM constraint in i Lb for wide-range operating conditions leads to the condition as i Lb (T s ) > 0. Accordingly, the boost inductor L b is expressed from (17) as
where v d represents the average value of the NSDC-link voltage for an HFAC cycle and is expressed from (9) as
Considering the current ripple ΔI Lb , the peak value I Lb,peak is defined by
By using the ripple factor γ = ΔI Lb /I Lb , L b in (18) can be described by (19) and (20) by
where Z in represents the input impedance under the condition of unity power factor. By setting the maximum duty cycle D max and minimum ripple factor γ min in conjunction with the maximum (rated) IH load power, i.e., minimum input impedance 
In contrast to that, by setting the minimum duty cycle D min and maximum ripple factor γ max in conjunction with the minimum IH load power, i.e., maximum input impedance Z in,max , the minimum inductance L b,max can also be obtained from (21) as
Thus, the input inductor L b can be determined in the range from L b,min to L b,max together with consideration for size and volume as well as the implementation cost.
V. EXPERIMENTAL RESULTS AND EVALUATIONS
A. Experimental Setup and Specification
The practical feasibility of the proposed ac-ac converter is investigated in an experiment using a 3.0-kW-30-kHz laboratory prototype.
The exterior appearance of the prototype assembly is indicated in Fig. 12 . The specification of the laboratory prototype and the experimental conditions are indicated in Table III . The circuit parameters are designed in accordance with the procedure described in Section IV by setting the variable ranges of key parameters: duty cycle 0.1 ≤ D ≤ 0.45, complete ZVS achievable load factor 0.5 ≤ k ≤ 1, ripple factor of the input inductor current 0.5 ≤ γ < 2, input impedance 13 ≤ Z in ≤ 133, and quality factor of the load resonant tank Q = 20 at the rated output power, respectively. In this experiment, a stainless utensil (SUS 430) is used for the IH load, and the highfrequency resonant current is supplied with Litz wires through an insulator of acrylic plate.
The theoretical voltage stresses across the two active switches Q 1 and Q 2 are equal to v d,peak as displayed in Table II . Given the amplitude of the source voltage of 282 V, the maximum duty cycle (D max ) of 0.45, and the HF voltage ripple (Δv d,HF ) of 200 V, the NSDC-link peak voltage v d,peak is estimated over 600 V. Accordingly, the power devices of 800 V and more voltage rating should be selected for the active switches and diodes. As an example for assembling the prototype, a highspeed IGBT two-in-one module CM100DU-24NFH (1200 V, 100 A) suitable for IH applications is selected for the active switches Q 1 and Q 2 , while the bridgeless rectifying diodes D 1 and Q 2 are configured by Si-fast recovery diodes (FRDs) STTH6012 (1200 V, 60 A).
The actual power conversion efficiency η of the prototype circuit is obtained by measuring the average input and load powers P in and P o with a precision power analyzer (WT1800). It can be described under the condition of PFC as
where where φ ou and φ noh denote the phase angles between the output voltage and current of the UFAC and HFAC components, respectively. It should also be noted here that ω u (= 2πf u ) represents the angular frequency of UFAC, and n denotes the harmonics order relevant to HFAC. Power losses of the input low-pass filter L f -C f are also taken into account for efficiency evaluation.
B. Switching Performances
The voltage and current waveforms of the active switches for an HFAC cycle under the rated and light load settings are depicted in Fig. 13 . In addition, the corresponding voltage-current trajectories are displayed in Fig. 14 . ZVZCS turn-on and ZVS turn-off operations can be actually confirmed in those measured results.
ZVS operations, especially for the duty-cycle-controlled switch (Q 1 for v in > 0, and Q 2 for v in 0), significantly depend on the source voltage v in as well as the load power P o as discussed in Section III. The enlarged waveforms of the turn-on and turn-off transitions of Q 1 and Q 2 are depicted in Fig. 15 for P o = 3.0 kW and Fig. 16 for P o = 1.0 kW, respectively. The semi-ZVS operation is portrayed in Fig. 16(a) ; however, no surge current was generated, and the switching power loss is considered to be far less than that of a typical hard-switching circuit.
C. Steady-State Characteristics
The observed UFAC-cycle converter waveforms including the NSDC-link and its capacitors voltages are demonstrated in Fig. 17 . The UFAC-HFAC power conversion, HF load power The output power versus duty cycle characteristics are presented in Fig. 19 . It can be verified from the measured curve that the A-PWM scheme is effective for the HF output power regulation in the proposed ac-ac converter. The complete ZVS operation can be accomplished in the duty-cycle-controlled switch (Q 1 for v in > 0, and Q 2 for v in 0) in the whole output power range. For the duty-cycle-uncontrolled switch (Q 2 for v in > 0, and Q 1 for v in < 0), the complete ZVS can be achieved in the output power range from 3.0 kW (100% load setting) to 1.4 kW (47% load setting), while the semi-ZVS emerges in accordance with the source voltage level v in in the output power range from 1.4 to 0.1 kW (3% load setting).
The actual power conversion efficiency characteristics of the proposed ac-ac converter are depicted in Fig. 20 in comparison with the DBR-BHB prototype using 600 V Si-FRDs (DSE 2x 31-06C) for D 5 -D 6 in Fig. 2 . The high efficiency can be attained in the proposed ac-ac converter over the wide power range owing to keeping the wide-range ZVS commutation. The maximum efficiency of 95.2% is attained at P o = 2.0 kW in the proposed prototype. Furthermore, the efficiency of the proposed ac-ac converter exceeds even with the 1200-V SiFRDs for the bridgeless diode rectifiers that of the DBR-BHB type with the 600-V Si-FRDs for the full-bridge rectifier in the whole output power range. Thus, the advantageous property of the proposed ac-ac converter featuring the bridgeless BHB topology is actually demonstrated.
The power losses of the power devices and passive components are measured for the HFAC cycle in accordance with the output powers and input voltage levels. The power loss breakdowns are presented in Fig. 21 under the condition of v in > 0. It can be understood from the experimental result that the conduction power loss in the duty-cycle-controlled switch (Q 1 ) constitutes a large part of the total value especially for the rated output power (3.0 kW). This is due to the submode interval where the conduction current of Q 1 is a sum of the boost inductor current i Lb and IH load current i o with a relatively large duty cycle. On the other hand, the conduction power loss in the duty-cycle-uncontrolled switch (Q 2 ) exhibits a high profile for the low output power settings (1.0 and 0.3 kW) with the smaller duty cycle in Q 1 .
The switching power losses of all of the power devices are well mitigated as compared to the conduction power losses by the effect of ZVS. The turn-on power loss of the dutycycle-controlled switch Q 1 which is caused by the semi-ZVS operation appears for the condition of P o = 0.3 kW as well as P o = 1.0 kW; however, it shares a smaller part of the breakdowns as compared to the other conduction power losses in the prototype.
D. Harmonics Analysis of UFAC Line Current
The observed UFAC source voltage and current waveforms are provided in Fig. 22 , where a high power factor of 0.98-0.99 can be confirmed by Fourier transformation with the power analyzer.
The UFAC line current harmonics analysis corresponding to Fig. 22 is depicted in Fig. 23 , where the measured values are compared with the standards of IEC61000-3-2-Class A. It can be confirmed from the results that the measured harmonics are well lower than the regulation values at all of the orders regardless of the output power conditions. Thus, effectiveness of the bridgeless BHB topology on the PFC and low distortion utility current is actually proven in the experiment.
VI. CONCLUSION
The practical effectiveness of the newly proposed ZVS-PWM UFAC-HFAC converter has been demonstrated in this paper. The operation principle of the single-stage ac-ac conversion with voltage boost and PFC operations by BHB has been explained in detail, and the ZVS characteristics have been The advantageous properties of the proposed ac-ac converter over the DBR-based BHB UFAC-HFAC converter have also been clarified by comparison of the actual power conversion efficiencies. The efficiency improvement due to the bridgeless BHB circuit topology with the NSDC-link has been confirmed in the experiment; then, the validity of the proposed ac-ac converter for IH applications has been proven in this paper.
